/*
 * Copyright 2024 NVIDIA Corporation.  All rights reserved.
 *
 * NOTICE TO LICENSEE:
 *
 * This source code and/or documentation ("Licensed Deliverables") are
 * subject to NVIDIA intellectual property rights under U.S. and
 * international Copyright laws.
 *
 * These Licensed Deliverables contained herein is PROPRIETARY and
 * CONFIDENTIAL to NVIDIA and is being provided under the terms and
 * conditions of a form of NVIDIA software license agreement by and
 * between NVIDIA and Licensee ("License Agreement") or electronically
 * accepted by Licensee.  Notwithstanding any terms or conditions to
 * the contrary in the License Agreement, reproduction or disclosure
 * of the Licensed Deliverables to any third party without the express
 * written consent of NVIDIA is prohibited.
 *
 * NOTWITHSTANDING ANY TERMS OR CONDITIONS TO THE CONTRARY IN THE
 * LICENSE AGREEMENT, NVIDIA MAKES NO REPRESENTATION ABOUT THE
 * SUITABILITY OF THESE LICENSED DELIVERABLES FOR ANY PURPOSE.  IT IS
 * PROVIDED "AS IS" WITHOUT EXPRESS OR IMPLIED WARRANTY OF ANY KIND.
 * NVIDIA DISCLAIMS ALL WARRANTIES WITH REGARD TO THESE LICENSED
 * DELIVERABLES, INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY,
 * NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE.
 * NOTWITHSTANDING ANY TERMS OR CONDITIONS TO THE CONTRARY IN THE
 * LICENSE AGREEMENT, IN NO EVENT SHALL NVIDIA BE LIABLE FOR ANY
 * SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, OR ANY
 * DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS,
 * WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS
 * ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE
 * OF THESE LICENSED DELIVERABLES.
 *
 * U.S. Government End Users.  These Licensed Deliverables are a
 * "commercial item" as that term is defined at 48 C.F.R. 2.101 (OCT
 * 1995), consisting of "commercial computer software" and "commercial
 * computer software documentation" as such terms are used in 48
 * C.F.R. 12.212 (SEPT 1995) and is provided to the U.S. Government
 * only as a commercial end item.  Consistent with 48 C.F.R.12.212 and
 * 48 C.F.R. 227.7202-1 through 227.7202-4 (JUNE 1995), all
 * U.S. Government End Users acquire the Licensed Deliverables with
 * only those rights set forth herein.
 *
 * Any use of the Licensed Deliverables in individual and commercial
 * software must include, in the user documentation and internal
 * comments to the code, the above Disclaimer and U.S. Government End
 * Users Notice.
 */

#if !defined(__CUDA_INCLUDE_COMPILER_INTERNAL_HEADERS__)
#if defined(_MSC_VER)
#pragma message("crt/sm_100_rt.h is an internal header file and must not be used directly.  Please use cuda_runtime_api.h or cuda_runtime.h instead.")
#else
#warning "crt/sm_100_rt.h is an internal header file and must not be used directly.  Please use cuda_runtime_api.h or cuda_runtime.h instead."
#endif
#define __CUDA_INCLUDE_COMPILER_INTERNAL_HEADERS__
#define __UNDEF_CUDA_INCLUDE_COMPILER_INTERNAL_HEADERS_SM_100_RT_H__
#endif

#if !defined(__SM_100_RT_H__)
#define __SM_100_RT_H__

#if defined(__CUDACC_RTC__)
#define __SM_100_RT_DECL__ __host__ __device__
#else /* !__CUDACC_RTC__ */
#define __SM_100_RT_DECL__ static __device__ __inline__
#endif /* __CUDACC_RTC__ */

#if defined(__cplusplus) && defined(__CUDACC__)

#if !defined(__CUDA_ARCH__) || __CUDA_ARCH__ >= 1000

/*******************************************************************************
*                                                                              *
*                                                                              *
*                                                                              *
*******************************************************************************/

#include "builtin_types.h"
#include "device_types.h"
#include "host_defines.h"

#if !defined(__CUDA_ARCH__) && !defined(_NVHPC_CUDA)
#define __DEF_IF_HOST { }
#else  /* !__CUDA_ARCH__ && !_NVHPC_CUDA */
#define __DEF_IF_HOST ;
#endif /* __CUDA_ARCH__ || _NVHPC_CUDA */

/**
 * \ingroup CUDA_MATH_INTRINSIC_SINGLE
 * \brief Compute vector fused multiply-add operation
 * \cuda_math_formula x \times y + z \end_cuda_math_formula
 * in round-to-nearest-even mode.
 *
 * Numeric behavior per component is the same as ::__fmaf_rn().
 *
 * \note_requires_sm100
 * \note_float2_perf
 */
__SM_100_RT_DECL__ float2 __ffma2_rn(float2 x, float2 y, float2 z) __DEF_IF_HOST
/**
 * \ingroup CUDA_MATH_INTRINSIC_SINGLE
 * \brief Compute vector fused multiply-add operation
 * \cuda_math_formula x \times y + z \end_cuda_math_formula
 * in round-towards-zero mode.
 *
 * Numeric behavior per component is the same as ::__fmaf_rz().
 *
 * \note_requires_sm100
 * \note_float2_perf
 */
__SM_100_RT_DECL__ float2 __ffma2_rz(float2 x, float2 y, float2 z) __DEF_IF_HOST
/**
 * \ingroup CUDA_MATH_INTRINSIC_SINGLE
 * \brief Compute vector fused multiply-add operation
 * \cuda_math_formula x \times y + z \end_cuda_math_formula
 * in round-down mode.
 *
 * Numeric behavior per component is the same as ::__fmaf_rd().
 *
 * \note_requires_sm100
 * \note_float2_perf
 */
__SM_100_RT_DECL__ float2 __ffma2_rd(float2 x, float2 y, float2 z) __DEF_IF_HOST
/**
 * \ingroup CUDA_MATH_INTRINSIC_SINGLE
 * \brief Compute vector fused multiply-add operation
 * \cuda_math_formula x \times y + z \end_cuda_math_formula
 * in round-up mode.
 *
 * Numeric behavior per component is the same as ::__fmaf_ru().
 *
 * \note_requires_sm100
 * \note_float2_perf
 */
__SM_100_RT_DECL__ float2 __ffma2_ru(float2 x, float2 y, float2 z) __DEF_IF_HOST

/**
 * \ingroup CUDA_MATH_INTRINSIC_SINGLE
 * \brief Compute vector add operation
 * \cuda_math_formula x + y \end_cuda_math_formula
 * in round-to-nearest-even mode.
 *
 * Numeric behavior per component is the same as ::__fadd_rn().
 *
 * \note_requires_sm100
 * \note_float2_perf
 */
__SM_100_RT_DECL__ float2 __fadd2_rn(float2 x, float2 y) __DEF_IF_HOST
/**
 * \ingroup CUDA_MATH_INTRINSIC_SINGLE
 * \brief Compute vector add operation
 * \cuda_math_formula x + y \end_cuda_math_formula
 * in round-towards-zero mode.
 *
 * Numeric behavior per component is the same as ::__fadd_rz().
 *
 * \note_requires_sm100
 * \note_float2_perf
 */
__SM_100_RT_DECL__ float2 __fadd2_rz(float2 x, float2 y) __DEF_IF_HOST
/**
 * \ingroup CUDA_MATH_INTRINSIC_SINGLE
 * \brief Compute vector add operation
 * \cuda_math_formula x + y \end_cuda_math_formula
 * in round-down mode.
 *
 * Numeric behavior per component is the same as ::__fadd_rd().
 *
 * \note_requires_sm100
 * \note_float2_perf
 */
__SM_100_RT_DECL__ float2 __fadd2_rd(float2 x, float2 y) __DEF_IF_HOST
/**
 * \ingroup CUDA_MATH_INTRINSIC_SINGLE
 * \brief Compute vector add operation
 * \cuda_math_formula x + y \end_cuda_math_formula
 * in round-up mode.
 *
 * Numeric behavior per component is the same as ::__fadd_ru().
 *
 * \note_requires_sm100
 * \note_float2_perf
 */
__SM_100_RT_DECL__ float2 __fadd2_ru(float2 x, float2 y) __DEF_IF_HOST

/**
 * \ingroup CUDA_MATH_INTRINSIC_SINGLE
 * \brief Compute vector multiply operation
 * \cuda_math_formula x \times y \end_cuda_math_formula
 * in round-to-nearest-even mode.
 *
 * Numeric behavior per component is the same as ::__fmul_rn().
 *
 * \note_requires_sm100
 * \note_float2_perf
 */
__SM_100_RT_DECL__ float2 __fmul2_rn(float2 x, float2 y) __DEF_IF_HOST
/**
 * \ingroup CUDA_MATH_INTRINSIC_SINGLE
 * \brief Compute vector multiply operation
 * \cuda_math_formula x \times y \end_cuda_math_formula
 * in round-towards-zero mode.
 *
 * Numeric behavior per component is the same as ::__fmul_rz().
 *
 * \note_requires_sm100
 * \note_float2_perf
 */
__SM_100_RT_DECL__ float2 __fmul2_rz(float2 x, float2 y) __DEF_IF_HOST
/**
 * \ingroup CUDA_MATH_INTRINSIC_SINGLE
 * \brief Compute vector multiply operation
 * \cuda_math_formula x \times y \end_cuda_math_formula
 * in round-down mode.
 *
 * Numeric behavior per component is the same as ::__fmul_rd().
 *
 * \note_requires_sm100
 * \note_float2_perf
 */
__SM_100_RT_DECL__ float2 __fmul2_rd(float2 x, float2 y) __DEF_IF_HOST
/**
 * \ingroup CUDA_MATH_INTRINSIC_SINGLE
 * \brief Compute vector multiply operation
 * \cuda_math_formula x \times y \end_cuda_math_formula
 * in round-up mode.
 *
 * Numeric behavior per component is the same as ::__fmul_ru().
 *
 * \note_requires_sm100
 * \note_float2_perf
 */
__SM_100_RT_DECL__ float2 __fmul2_ru(float2 x, float2 y) __DEF_IF_HOST

#endif /* !__CUDA_ARCH__ || __CUDA_ARCH__ >= 1000 */

#endif /* __cplusplus && __CUDACC__ */

#undef __DEF_IF_HOST
#undef __SM_100_RT_DECL__

#if (!defined(__CUDACC_RTC__) && defined(__CUDA_ARCH__)) || defined(_NVHPC_CUDA)
#include "sm_100_rt.hpp"
#endif /* (!defined(__CUDACC_RTC__) && defined(__CUDA_ARCH__)) || defined(_NVHPC_CUDA) */

#endif /* !__SM_100_RT_H__ */

#if defined(__UNDEF_CUDA_INCLUDE_COMPILER_INTERNAL_HEADERS_SM_100_RT_H__)
#undef __CUDA_INCLUDE_COMPILER_INTERNAL_HEADERS__
#undef __UNDEF_CUDA_INCLUDE_COMPILER_INTERNAL_HEADERS_SM_100_RT_H__
#endif